



PROGRAM COUNTER



Counters F4, H4 and J4 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.


STATE MACHINE



The state machine is the "master controller" of the vector-generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector-generator ROM memory, using the vector-generator program ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.


FROM MICROCOMPUTER SHEET 1, SIDE B

VECTOR GENERATOR MEMORY ADDRESS SELECTOR



The address selector consists of multiplexers F2, H2, J2 and K2. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFER is from Q2 and VW (vector generator write) is low when Q2 and RWB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFER and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K2.


VECTOR GENERATOR RAM



The purpose of the vector timer is to time out the length of time it takes to "draw" an actual vector on the monitor display. During the interval when the X- and Y-position counters are actually drawing the vector, STOP is high. This prevents the vector-generator state machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

VECTOR GENERATOR ROM


VECTOR GENERATOR DATA BUFFER



The data latches consist of latch 0 (H6), latch 1 (F6), latch 2 (J6), and latch 3 (K6). Inputs DM0 through DM07 are the data outputs from the vector-generator memory.

TO/FROM MPU DATA BUS SHEET 1, SIDE B


VECTOR GENERATOR MEMORY DATA LATCHES



Latches 0 thru 2 are directly clocked by the rising edge of the LATCH0, LATCH1, and LATCH2 outputs from the vector generator's state machine. Latch 3 is clocked by LATCH3 or by LATCH0, if ALPHANUM is low. Latch 0 is cleared when RESET, DMAGO, or ALPHANUM goes low. Latch 1 is cleared by ALPHANUM.

VECTOR GENERATOR ROM


X- AND Y-POSITION COUNTERS



The X- and Y-position counters are two identical circuits. Therefore, the following description discusses only the X-position counters. The X-position counters contain rate multipliers (J8 and K8), down/up counters (C9, D9 and E9), multiplexers (C10, D10, E10), latch (F10), and associated gates (B8 and H10). The output of the down/up counters is a 12-bit binary number that represents the horizontal location of the beam on the monitor screen (or X-axis), with 0 being the far left side of the screen and 1023 being the far right side of the screen.

VECTOR TIMER


STATE MACHINE



The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector-generator data latches. This makes TIMER0 thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector memory location 0.

VECTOR GENERATOR DATA BUFFER

VECTOR GENERATOR MEMORY DATA LATCHES



The UNMDACX1 thru UNMDACX10 (X-axis unmultiplexed digital-to-analog converter signals) are transferred and stored at the output of the multiplexers on each rising edge of the 6-MHz clock (from the microcomputer clock circuitry). The DACX1 thru DACX10 signals are sent to the digital-to-analog converters (DACs) in the X video output.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING... ATARI logo and text. Sheet 2, Side A ASTEROIDS DELUXE™ Video Generator Section of 036471-02 C © 1981 Atari, Inc.