



Input Circuits



FLIP - Microprocessor-generated signal that reverses the horizontal rate of movement (HTBCLK2) and direction (HTBDIR2) of second player's Trak Ball input on Missile Command Cocktail game. Cocktail game must have -02 or higher Program Memory installed.



CTRLD (Counter load enable) - Latched microprocessor output that, when low, permits microprocessor to read switch data through counters K8 and K9 when data buffer L9 is enabled with low **IN0**. When CTRLD is high, counters K8 and K9 count up or down by the rate of movement indicated by Trak Ball.

VC (Trak Ball Vertical Clock) - Clock output of multiplexer D9 that originates in the vertical steering PCB of the Trak Ball, used to clock flip-flop J8 and counter K8. If VC leads VD, then K8 counts down. If it lags HD, then K8 counts up.


VD (Trak Ball Vertical Direction) - Direction output of multiplexer D9 that originates in vertical steering PCB of Trak Ball. See VC description.

HC (Trak Ball Horizontal Clock) - Clock output multiplexer D9 that originates in the horizontal steering PCB of the Trak Ball, used to clock flip-flop J8 and counter K9. If HC leads HD, then K9 counts down. If it lags HD, then K9 counts up.

HD (Trak Ball Horizontal Direction) - Direction output of multiplexer D9 that originates in horizontal steering PCB of Trak Ball. See HC description.


HTBCLKX (Horizontal Trak Ball Clock) - Player 1 or player 2 horizontal Trak Ball clock input to game PCB from horizontal steering PCB of Trak Ball. Player 2 input is used only in a Cocktail game, and game PCB must have -02 or higher Program Memory installed.

HTBDIRX (Horizontal Trak Ball Direction) - Player 1 or player 2 horizontal Trak Ball direction input to game PCB from horizontal steering PCB of Trak Ball. Player 2 input is used only in a Cocktail game, and game PCB must have -02 or higher Program Memory installed.



IN1 - Address decode that, when low, enables buffer M9 for data input to the microprocessor of TEST, SLAM, FIRE switches, and Trak Ball vertical and horizontal rate of turn.

IN2 - Address decode that, when low, enables buffer P10 for data input to the microprocessor of switch settings of DIP switch R10.



Memory Map for Address Decoding Circuit, Sheet 1, Side B

HEXIDECIMAL	ADDRESS																R/W	DATA								FUNCTION
	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0	
0000-01FF	0	0	0	0	0	0	0	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	512 Bytes of Working RAM		
0200-05FF	0	0	0	0	0	A	A	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	3rd-color-bit region of Screen RAM		
0600-06FF	0	0	0	0	0	1	1	0	0	0	A	A	A	A	A	D	D	D	D	D	D	D	D	More Working RAM		
06FF-3FFF	0	0	A	A	A	A	A	A	A	A	A	A	A	A	A	D	D	D	D	D	D	D	D	2-color-bit region of Screen RAM		
4000-400F	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	D	D	D	D	D	D	D	D	POKEY Ports		
4800	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Right Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Center Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Left Coin Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	1-player Start Switch Input		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	2-player left Fire Switch Input (Cocktail Only)		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	2nd-player right Fire Switch Input (Cocktail Only)		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Horizontal TRAK BALL displacement if CTRLD latched high		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Vertical TRAK BALL displacement if CTRLD latched high		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Screen Flip		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Left Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Center Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Right Coin Counter Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	2-Player Start LED Output		
4900	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	W	D	D	D	D	D	D	D	1-Player Start LED Output		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	CTRLD - If low, read Switches. If high, read TRAK BALL		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	VBLANK read		
	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Self-Test Switch Input		
4A00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	SLAM Switch Input		
4B00-4B07	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Horizontal TRAK BALL Direction Input		
4C00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	Vertical TRAK BALL Direction Input		
4D00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	1st-player left Fire Switch Input		
4E00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	1st-player center Fire Switch Input		
4F00	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	R	D	D	D	D	D	D	D	1st-player right Fire Switch Input		
5000-7FFF	0	A	A	A	A	A	A	A	A	A	A	A	A	A	A	W	D	D	D	D	D	D	D	Option Switch Inputs		
																W	D	D	D	D	D	D	D	Color RAM		
																W	D	D	D	D	D	D	D	Watchdog		
																W	D	D	D	D	D	D	D	Interrupt Acknowledge		
																W	D	D	D	D	D	D	D	Program		

VTB CLKX (Vertical Trak Ball Clock) - Player 1 or player 2 vertical Trak Ball clock input to game PCB from vertical steering PCB of Trak Ball. Player 2 input is used only in Cocktail game, and game PCB must have -02 or higher Program Memory installed.

VTB DIRX (Vertical Trak Ball Direction) - Player 1 or player 2 vertical Trak Ball direction input to game PCB from vertical steering PCB of Trak Ball. Player 2 input is used only in Cocktail game, and game PCB must have -02 or higher Program Memory installed.




IN0 - Address decode that, when low, enables buffer L9 for data input to the microprocessor of COIN switches, START switches, player 2 FIRE switches (for Cocktail game only), or Trak Ball rate of turn information. If CTRLD is low, data is from switches. If high, Data is Trak Ball information.

OUT0 - Address decode that, when it goes low, latches microprocessor-buffered data bits D0 thru D6 at the output of latch F9.

POKEY (POKEY chip enable) - Address decode that, when low, enables custom I/O POKEY chip NIP89 for data input or output. The POKEY chip works in conjunction with the microprocessor. It is the input port for DIP switch R8 and the audio output port. BRW determines the direction of data flow as addressed by BA0 thru BA3.

BRW (Buffered Read/Write) - Microprocessor-generated signal that, when high, allows microprocessor to read POKEY input data from DIP switch R8. When low, allows microprocessor to write to POKEY output.

Output Circuits



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
CONFIDENTIAL - Reproduction forbidden without the
specific written permission of Atari, Inc., Sunnyvale, CA.
This drawing is only conditionally issued, and neither
represents nor constitutes an offer or transfer of any
right in, or license to use, the subject matter of the
drawing or any design or technical information shown thereon,
nor any right to reproduce this drawing or any part
thereof. Except for manufacture by vendors of Atari, Inc.,
and for manufacture under the corporation's written
license, no right to reproduce this drawing is granted or
the subject matter thereof unless by written agreement
with or written permission from the corporation.



A Warner Communications Company

Sheet 2, Side B
MISSILE COMMAND™
Input and Output Circuitry
Section of 035467-XX D