


## Stack and Program Counter




The Stack and Program Counter circuitry consists of counters E5, F5, H5 and J6, buffers F7 and H7, file registers E6, F6, H6, and associated gates. Counter J6 and file registers E6, F6, and H6 make up the stack circuit. The program counter increments one count (to the next sequential address) each time AVG0 goes high. Counters E5, F5 and H5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter.

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via data shift registers C5, D5, and D6, and program-counter buffers F7 and H7.


The program counter can also be preset to "return" to a previous address which it had stored in its "stack". The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when STROBE 1 goes high. Immediately after information is written into the stack, counter J6 increments one count. Immediately before loading the program counter from the stack, counter J6 decrements one count.

## Vector Timer Control



Vector halt latch M9 receives OP0 from the vector-generator data shifter and a STROBED3 clock signal from the state machine. When RESET counter or VGRST from the address decoder go low at gate L5, the vector generator outputs a HALT signal that prevents a vector from being drawn. When VGG0 from the address decoder goes low or when DISRST goes high, the HALT signal goes low and the state machine resumes operation.

## Vector-Generator Address Selector




The address selector consists of demultiplexer C4, multiplexers D4, E4, F4 and H4, and decoder B4. When VMEM is low, the MPU gains access to the address inputs of the vector-generator memory. In this state, BUFFEN is from Q2, and VW (vector generator write) is low when Q2 and RWB are both low. When NORM is high, the address input to the vector-generator memory is from the vector-generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer D4.


Decoder B4 and demultiplexer C4 decode address bits AM10-AM12, and select the RAM or one of two ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector-generator memory, write data into the vector-generator RAM to instruct the vector generator what it should do next). The address selector can then allow the vector-generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.


## Vector-Generator RAM




## Vector-Generator ROM



## Vector Generator Data Buffer



## Vector Generator Data Shifter




The Vector-Generator Data Shifter receives data from the vector-generator memory circuits and generates X, Y and Z axis information. The X and Y axis information is then shifted up to decrease the drawing time of the vectors.

The Vector-Generator Data Shifter consists of shift registers A5, A6, B5, C5, D5, and D6, latches J8 and K8, and gates B6 and C6. The X and Y data shifter circuits are identical, so only the X is explained. However, remember that these circuits function at the same time.


LATCH 1 when low clears the output of the shift registers. When LATCH2 and LATCH3 are low, DVX0-DVX7 is loaded into A5, A6 and B5. When NORM goes low, the information is shifted up. This operation continues until DVX11 and DVX12 are different levels. This condition causes the NORM flip-flop in the Vector-timer control circuit causing the data shifter to stop.

Latches J8 and K8 receive DVX4-DVX7 and latch out OPO-OP2, OPO-OP2, DVX12, DVXT12, DVY12, DVY12, and ZO-Z2 and ZO-Z2.



To Stack Input and Vector-Generator Output

## State Machine




To Vector Timer Control and Stack  
To Vector-Generator Memory Shifter

To Vector Timer Control, Vector Timer, State Machine and Stack  
To Vector-Generator Output

To Vector-Generator Output  
To Vector Timer Control and Vector-Generator Output

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING  
CONTAINING TRADE SECRET INFORMATION:  
This drawing is a trade secret of Atari, Inc., Sunnyvale, CA.  
This drawing is confidential and is loaned to your company  
neither releasing nor disclosing the contents of this drawing  
nor any right to reproduce this drawing or any part  
thereof, without the written permission of Atari, Inc.,  
and for manufacture under the corporation's written  
instructions. Any unauthorized disclosure or use  
of the subject matter thereof unless by written agreement  
with or written permission from the corporation.



## Sheet 3, Side A

### RED BARON™

#### Vector-Generator Program Counter

#### Vector-Generator RAM

#### Vector-Generator ROM

#### Vector-Generator Data Shifter

#### Vector-Generator Data Buffer

#### Vector-Generator Data Latches

#### Vector-Generator Vector Timer

#### Vector-Generator State Machine

#### Section of 035742-01 & 02 C