


CLOCK





The basic frequency of the sync generator is a 12.096 MHz clock, generated by crystal Y1. The output of the oscillator, viewed with an oscilloscope, is a signal with a period of 83 nanoseconds.

The oscillator frequency is divided down by binary counters C3, C8, and B8. These provide various horizontal synchronization frequencies (1H thru 256H). The final output of the horizontal counting chain is 256H. This signal is, in effect, a division of the oscillator frequency by 768, or 15,750 Hz. The period of 256H is about 63.5 microseconds. The 256H signal, as well as other horizontal signals, are used to generate H BLANK and H SYNC timing pulses.


The 256H signal is used to generate vertical sync signals 1V thru 128V. The 128V signal is, in effect, a division of the 256H frequency by 262. This results in the final output from the counters of 60 Hz (16.6 milliseconds). The various vertical sync signals address sync PROM N4 whose data is latched at the output of P4.

The end result of the horizontal and vertical timing waveform is to synchronize the TV monitor display. This display consists of 262 horizontal lines per frame; only 240 lines are visible, since the last 22 lines occur during vertical blanking. Each line is equivalent to 768 clock pulses. Each frame is repeated 60 times per second, providing the necessary frequency of display refresh for a stable, non-flickering display.


HORIZONTAL SYNC



VERTICAL SYNC




POWER INPUT




MICROPROCESSOR

WATCHDOG and POWER RESET



INTERRUPT REQUEST



The microprocessor controls all circuits on the game PCB, excluding the Sync Circuit and Watchdog and Power Reset Circuit. The Sync Circuit provides 4H (750 KHz) for the 40 clock input to the microprocessor.

The Watchdog and Power Reset Circuit forces the microprocessor into its initialization sequence during initial power-up, or if the program strays from its normal sequence. When power is initially applied to the PCB, capacitor C11 and resistor R9 form a time constant that forces RESET low until the +5 VDC logic power becomes stable.

During normal operation, the microprocessor outputs address 1005 (hexadecimal) that is decoded by the address decoder for the WATCHDOG signal. This signal is received at the pin 5 input of A10. The signal input causes pin 16 of shift register A4 to go low which resets the shift register to a zero output. If the

WATCHDOG pulse is not received before the shift register shifts a high to QE, RESET goes low, causing the microprocessor to jump to its initialization sequence.



Flip-flop E10 provides an interrupt request (IRQ) input to the microprocessor. The IRQ is a timing signal used by the microprocessor.

Address bus ABUS0 thru ABUS11 is selected from either address lines AB0 thru AB11 from the microprocessor, or from various horizontal and vertical sync signals. This arrangement makes it possible for the microprocessor to write data into or read data out of the RAM when B02 is high. When B02 is low, data is read out of the RAM by the alphanumeric generator.


ROM/PROM MEMORY

Your Atari Soccer game PCB may contain one of several possible program memory chips sets. The -01 version of the PCB contains 16 PROMs for the memory.

The -02 version contains 4 ROM chips for the memory. A third possibility would be a mixture of ROMs and PROMs. For information regarding which ROMs are equivalent to which PROMs, see the Illustrated Parts Catalog chapter of the game manual.



ADDRESS DECODER



The address decoder receives addresses from the microprocessor, decodes the addresses, and turns on the required circuitry for carrying out the instruction for that address. The address map below is for the Atari Soccer game. This map provides the necessary information for operating the circuitry with the Atari Automatic ROM/RAM Tester. Before connecting the Tester, do the following:


- 1. Remove the microprocessor.
2. Short pin 37 to 39 of microprocessor socket C2/3.
3. Ground pin 18 of edge-connector J20.

The ones and zeros in the ADDRESS column of the address map indicate the address necessary for information to be passed to and from the microprocessor. A 0 indicates that the address line is low, and a 1 indicates the line is high. Blank spaces indicate that it doesn't matter whether the address line is low or high. An A indicates that the address line is used as part of the functional address for that particular peripheral access. In the DATA column, a D indicates that the data line is used to transfer information.

Table with columns: HEXADECIMAL, ADDRESS (A15-A0), DATA (D7-D0), and FUNCTION. It lists memory addresses and their corresponding data bits and functions, such as WORKING RAM, ALPHA NUMERICS, and various control signals.

RAM

The RAM is shared by the microprocessor and the alphanumeric generator. When B02 is high, the RAM is addressed by the microprocessor. When low, it is addressed by various horizontal and vertical sync signals. This process is called direct memory access, or cycle sharing.



NOTICE TO ALL PERSONS RECEIVING THIS DRAWING: CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, California. This drawing is not conditionally sealed, and may be used for any purpose other than that intended by Atari, Inc. without the written permission of Atari, Inc. No part of this drawing or any design or technical information shown hereon may be reproduced in any form or by any means without the prior written permission of Atari, Inc. This drawing is the property of Atari, Inc. and is loaned to you for your information only. It is not to be distributed to any other person without the prior written permission of Atari, Inc.